A Portable Abstraction Layer for Hardware Threads

Enno Lübbers and Marco Platzner Computer Engineering Group University of Paderborn

{enno.luebbers, platzner}@upb.de



Design of CPU/FPGA Systems

- hardware modules typically integrated as slave coprocessors
- hardware/software boundary explicit
- tedious and error-prone to program
- portability issues



Design of CPU/FPGA Systems

- hardware modules typically integrated as slave coprocessors
- hardware/software boundary explicit
- tedious and error-prone to program
- portability issues



application

multithreaded programming model

application

multithreaded programming model



multithreaded programming model





- multithreaded programming model
 - extended to reconfigurable hardware (ReconOS)







- multithreaded programming model
 - extended to reconfigurable hardware (ReconOS)



- multithreaded programming model
 - extended to reconfigurable hardware (ReconOS)
 - provides transparent synchronization and communication b/w threads



multithreaded programming model

- extended to reconfigurable hardware (ReconOS)
- provides transparent synchronization and communication b/w threads
- operating system provides low-level synchronization and communication



Application Domains

Application Domains

multithreaded programming model applicable to several application domains, e.g.

Application Domains

multithreaded programming model applicable to several application domains, e.g.

reconfigurable embedded computing

- efficient exploitation of fine-grained parallelism with tight constraints (memory, area, power, processor performance)
- demand for easy design space exploration regarding HW/SW partitioning
- short reaction times, possibly real-time requirements

 multithreaded programming model applicable to several application domains, e.g.

reconfigurable embedded computing

- efficient exploitation of fine-grained parallelism with tight constraints (memory, area, power, processor performance)
- demand for easy design space exploration regarding HW/SW partitioning
- short reaction times, possibly real-time requirements

reconfigurable high-performance computing

- transparent communication and synchronization in heterogeneous execution environments (e.g. CPU nodes + FPGA accelerators)
- exploitation of both fine-grained and thread-level parallelism, possibly across multiple machines

 multithreaded programming model applicable to several application domains, e.g.

reconfigurable embedded computing

- efficient exploitation of fine-grained parallelism with tight constraints (memory, area, power, processor performance)
- demand for easy design space exploration regarding HW/SW partitioning
- short reaction times, possibly real-time requirements

reconfigurable high-performance computing

- transparent communication and synchronization in heterogeneous execution environments (e.g. CPU nodes + FPGA accelerators)
- exploitation of both fine-grained and thread-level parallelism, possibly across multiple machines

show applicability of ReconOS approach across different host operating systems and CPU/FPGA architectures

Overview

motivation

ReconOS abstraction layer

- programming model
- hardware architecture
- hardware threads
- OS interface & delegate threads

host OS implementations

- ReconOS/eCos
- ReconOS/Linux
- experimental results

conclusion

Programming Model

- applications are divided into threads
- threads communicate via operating system objects
 - semaphores
 - mailboxes
 - shared memory

•••



Programming Model

THREAD_A applications are shared divided into threads memory MBOX_IN1 threads communicate SEM_NEW via operating system objects SEM_READY semaphores mailboxes shared memory MBOX_IN2 MBOX_DATA MBOX_OUT ... THREAD_B THREAD_C

examples for API functions used by threads

software (POSIX, C)	hardware (ReconOS, VHDL)
sem_post()	reconos_sem_post()
<pre>pthread_mutex_lock()</pre>	<pre>reconos_mutex_lock()</pre>
mq_send()	reconos_mbox_put()
value = *ptr	reconos_read()
<pre>pthread_exit()</pre>	<pre>reconos_thread_exit()</pre>

- based on CoreConnect bus topology
- system CPU runs OS kernel and software threads
- hardware threads are synthesized to FPGA fabric
 - connected to OS kernel via OS interface modules and buses



- based on CoreConnect bus topology
- system CPU runs OS kernel and software threads
- hardware threads are synthesized to FPGA fabric
 - connected to OS kernel via OS interface modules and buses



- based on CoreConnect bus topology
- system CPU runs OS kernel and software threads
- hardware threads are synthesized to FPGA fabric
 - connected to OS kernel via OS interface modules and buses



- based on CoreConnect bus topology
- system CPU runs OS kernel and software threads
- hardware threads are synthesized to FPGA fabric
 - connected to OS kernel via OS interface modules and buses



ReconOS API for Hardware Threads



E.Lübbers & M.Platzner, University of Paderborn

OS Interface and Delegate Threads



- processes requests from HW thread
- relays OS object interactions to CPU
- executes memory accesses
- provides dedicated FIFO channels

OS Interface and Delegate Threads



OS interface

- processes requests from HW thread
- relays OS object interactions to CPU
- executes memory accesses
- provides dedicated FIFO channels



delegate thread

- associated with every hardware thread
- calls kernel functions on behalf of hardware thread

OS Interface and Delegate Threads



OS interface

- processes requests from HW thread
- relays OS object interactions to CPU
- executes memory accesses
- provides dedicated FIFO channels



delegate thread

- associated with every hardware thread
- calls kernel functions on behalf of hardware thread
- provide stable API on different OS's and platforms
 - OS interface manages low-level communication to CPU and memory
 - delegate translates HW thread requests to OS kernel API

Overview

motivation

ReconOS abstraction layer

- programming model
- hardware architecture
- hardware threads
- OS interface & delegate threads

host OS implementations

- ReconOS/eCos
- ReconOS/Linux
- experimental results

conclusion

OS Call Sequence (eCos)



eCos

- configurable, small-footprint operating system for embedded domain
- all code executes in kernel mode; simple hardware access possible

OS call sequence

- hardware thread initiates request; OS interface raises interrupt
- delegate is synchronized to interrupts through semaphores
- delegate thread is woken up and retrieves OS call and parameters

OS Call Sequence (Linux)



Linux

- flexible and widely used OS for embedded and HPC domain
- no direct hardware access possible from Linux user space; needs driver

OS call sequence

- hardware thread initiates request; OS interface raises interrupt
- delegate is synchronized to interrupts through blocking filesystem accesses
- delegate thread is woken up and retrieves OS call and parameters













Overview

motivation

ReconOS abstraction layer

- programming model
- hardware architecture
- hardware threads
- OS interface & delegate threads

host OS implementations

- ReconOS/eCos
- ReconOS/Linux

experimental results

conclusion

OS Call Overheads

- synthetic hardware and software threads
 - semaphore and mutex processing time (post → wait / unlock → lock)
- executed on three prototypes
 - eCos/PPC
 - XC2VP30
 - PowerPC405 @300MHz
 - HW threads & bus @100MHz
 - Linux/PPC
 - XC2VP30
 - PowerPC405 @300MHz
 - HW threads & bus @100MHz
 - Linux/MicroBlaze
 - XC4VSX35
 - MicroBlaze 4.0 @100Mhz
 - HW threads & bus @100MHz



Semaphore Operations



FPL '08

Application Case Study



sort application

- sorts an array of integers (1MB) using a combination of bubble sort and merge sort
- sort thread can be executed either in hardware or software

OS call overhead not a major factor in overall performance

Conclusion & Outlook

- we extended the established multithreaded programming model to reconfigurable hardware
- unified set of abstractions for hard- and software threads provides portability across different host OS's and CPU/FPGA architectures
- the additional abstraction layer shows acceptable performance in benchmarks and larger case studies

future work

- implementation on FPGA accelerators for high-performance computing
- extension of OS scheduler to allow hardware thread scheduling using partial reconfiguration

Overview

motivation

ReconOS abstraction layer

- programming model
- hardware architecture
- hardware threads
- OS interface & delegate threads

host OS implementations

- ReconOS/eCos
- ReconOS/Linux
- experimental results
- conclusion

Thank you

www.reconos.de

Thank you

www.reconos.de

FPL '08

OS Overheads (Area)



Supported OS Calls

Semaphores (counting and binary) reconos_semaphore_post() reconos_semaphore_wait() **Mutexes** reconos_mutex_lock() reconos_mutex_trylock() reconos mutex unlock() reconos_mutex_release() **Condition Variables** reconos_cond_wait() reconos_cond_signal() reconos_cond_broadcast() Mailboxes reconos_mbox_get() reconos_mbox_tryget() reconos mbox put() reconos mbox tryput() Memory access reconos_read() reconos write() reconos_read_burst() reconos_write_burst()

basic synchronization primitives

synchronize access to mutual exclusive operations (critical sections)

allow waiting until arbitrary conditions are satisfied

message passing primitives (blocking and not blocking)

CPU-independent access to the entire system address space (memory and peripherals) handled in software (via delegate thread)

handled in hardware (via system bus / pointto-point links)

ReconOS Software API (POSIX)

standard POSIX thread creation ReconOS hardware thread creation

mqd_t my_mbox; sem_t my_sem;

pthread_t thread; pthread_attr_t thread_attr;

```
• • •
```

pthread_attr_init(&thread_attr);

};

rthread thread; pthread_attr_t thread_swattr; rthread_attr_t thread_hwattr; ...

```
pthread_create(
   &thread, // thread object
   &thread_attr, // attributes
   thread_entry, // entry point
   ( void * ) data // entry data
);
```

rthread_create(

&thread,
&thread_swattr,
&thread_hwattr,
(void *) data

);

// thread object
// software attributes
// hardware attributes
// entry data





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles

command

data

busy/block

step

data

HW

thread









- software threads are written in C
 using the eCos software API
- hardware threads are written in VHDL
 - u using the ReconOS VHDL API
- architecture generation
 - automatically inserts OS interfaces and hardware threads into Xilinx EDK platform templates
 - configures and builds static eCos library



- software threads are written in C
 using the eCos software API
- hardware threads are written in VHDL
 - u using the ReconOS VHDL API
- architecture generation
 - automatically inserts OS interfaces and hardware threads into Xilinx EDK platform templates
 - configures and builds static eCos library



- software threads are written in C
 using the eCos software API
- hardware threads are written in VHDL
 - u using the ReconOS VHDL API
- architecture generation
 - automatically inserts OS interfaces and hardware threads into Xilinx EDK platform templates
 - configures and builds static eCos library



eCos extensions

- u hardware thread object encapsulating delegate thread and OS interface "driver"
- profiling support to track the state of the hardware threads' OS synchronization state machines

Case Study - Image Processing Filter

three threads

- capture image from Ethernet
- apply LaPlacian filter
- display image on VGA monitor
- threads communicate through shared memory
 - image resolution: 320x240 pixels, 8 bit greyscale
 - image data organized into blocks (e.g. 40 lines = 1 block)
 - a block is protected by two semaphores
 - "ready" semaphore: data can be safely written into this block
 - "new" semaphore: new data is available in this block





Case Study - Image Processing Filter

three threads

- capture image from Ethernet
- apply LaPlacian filter
- display image on VGA monitor
- threads communicate through shared memory
 - image resolution: 320x240 pixels, 8 bit greyscale
 - image data organized into blocks (e.g. 40 lines = 1 block)
 - a block is protected by two semaphores
 - "ready" semaphore: data can be safely written into this block
 - "new" semaphore: new data is available in this block





Case Study - Results







- processes requests from hardware thread
 - handles blocking and resuming of hardware thread



- processes requests from hardware thread
 - handles blocking and resuming of hardware thread
- relays OS object interactions to CPU
 - DCR interface with bus-addressable registers
 - dedicated interrupt



- processes requests from hardware thread
 - handles blocking and resuming of hardware thread
- relays OS object interactions to CPU
 - DCR interface with bus-addressable registers
 - dedicated interrupt
- executes memory accesses
 - PLB master interface
 - direct access to entire system's address space (memory and peripherals)



- processes requests from hardware thread
 - handles blocking and resuming of hardware thread
- relays OS object interactions to CPU
 - DCR interface with bus-addressable registers
 - dedicated interrupt
- executes memory accesses
 - PLB master interface
 - direct access to entire system's address space (memory and peripherals)
- dedicated FIFO channels
 - provide high-throughput hardware support for message passing





basic mechanism

- a delegate thread in software is associated with every hardware thread
- the delegate thread calls the OS kernel on behalf of the hardware thread
- all kernel responses are relayed back to the hardware thread



basic mechanism

- a delegate thread in software is associated with every hardware thread
- the delegate thread calls the OS kernel on behalf of the hardware thread
- all kernel responses are relayed back to the hardware thread

advantages

- no modification of the kernel required
- extremely flexible
- transparent to kernel and other threads



basic mechanism

- a delegate thread in software is associated with every hardware thread
- the delegate thread calls the OS kernel on behalf of the hardware thread
- all kernel responses are relayed back to the hardware thread

advantages

- no modification of the kernel required
- extremely flexible
- transparent to kernel and other threads

portability

- delegate acts as *protocol converter* between HW thread and OS kernel
- only the delegate thread code needs to be changed to support a new OS API

