# Communication and Synchronization in Multithreaded Reconfigurable Computing Systems

Enno Lübbers and Marco Platzner Computer Engineering Group University of Paderborn

{enno.luebbers, platzner}@upb.de



### **Design of CPU/FPGA Systems**

- hardware accelerators typically integrated as slave coprocessors
- hardware/software boundary explicit
- tedious to program
- portability issues



### **Design of CPU/FPGA Systems**

- hardware accelerators typically integrated as slave coprocessors
- hardware/software boundary explicit
- tedious to program
- portability issues



application















communication and synchronization



- communication and synchronization
  - high-level (between the threads themselves)



- communication and synchronization
  - high-level (between the threads themselves)
  - Iow-level (between hardware threads and operating system)



## Outline

#### motivation

- high-level communication and synchronization
- Iow-level communication and synchronization
- performance & overheads
- conclusion & outlook

#### **Programming Model**

- applications are divided into threads
- threads communicate via operating system objects
  - semaphores
  - mailboxes
  - shared memory
  - •••



### **Programming Model**

THREAD\_A applications are shared divided into threads memory MBOX\_IN1 threads communicate SEM\_NEW via operating system objects SEM\_READY semaphores mailboxes shared memory MBOX\_IN2 MBOX\_DATA MBOX\_OUT ... THREAD\_B THREAD\_C

#### examples for API functions used by threads

software (POSIX, C)	hardware (ReconOS, VHDL)
sem_post()	reconos_sem_post()
<pre>pthread_mutex_lock()</pre>	<pre>reconos_mutex_lock()</pre>
mq_send()	reconos_mbox_put()
value = *ptr	reconos_read()
<pre>pthread_exit()</pre>	reconos_thread_exit()

**ERSA '08** 

### **High-Level Synchronization in ReconOS**

#### semaphores

- general mechanism to synchronize execution
- blocking wait() operation, non-blocking post() operation
- supported by **both** hardware and software threads



### **High-Level Synchronization in ReconOS**

#### semaphores

- general mechanism to synchronize execution
- blocking wait() operation, non-blocking post() operation
- supported by **both** hardware and software threads

#### mutexes

- specific mechanism to protect critical sections (e.g. read-modify-write to shared memory)
- a thread can only release a mutex it "owns" (has previously locked)
- supported by **both** hardware and software threads



### **High-Level Synchronization in ReconOS**

#### semaphores

- general mechanism to synchronize execution
- blocking wait() operation, non-blocking post() operation
- supported by **both** hardware and software threads

#### mutexes

- specific mechanism to protect critical sections (e.g. read-modify-write to shared memory)
- a thread can only release a mutex it "owns" (has previously locked)
- supported by both hardware and software threads

#### thread termination

- a thread can block until another thread exits
- currently, only software threads can join(), but all threads can exit()



### **High-Level Communication in ReconOS**

#### shared memory

- all threads have direct access to the entire memory space
- accesses need to be synchronized using semaphores or mutexes
- dedicated hardware support for burst transfers



### **High-Level Communication in ReconOS**

#### shared memory

- all threads have direct access to the entire memory space
- accesses need to be synchronized using semaphores or mutexes
- dedicated hardware support for burst transfers

#### message queues

- can block if queue is empty / full
- combined communication and synchronization primitive
- supported by both hardware and software threads
- dedicated hardware FIFOs for hardware threads





## Outline

#### motivation

- high-level communication and synchronization
- Iow-level communication and synchronization
- performance & overheads
- conclusion & outlook

- developed on Xilinx Virtex-II Pro, Virtex-4 FX FPGAs
- based on CoreConnect bus topology
- OS kernel is eCos for PowerPC ported to Virtex



- developed on Xilinx Virtex-II Pro, Virtex-4 FX FPGAs
- based on CoreConnect bus topology
- OS kernel is eCos for PowerPC ported to Virtex



- developed on Xilinx Virtex-II Pro, Virtex-4 FX FPGAs
- based on CoreConnect bus topology
- OS kernel is eCos for PowerPC ported to Virtex



- developed on Xilinx Virtex-II Pro, Virtex-4 FX FPGAs
- based on CoreConnect bus topology
- OS kernel is eCos for PowerPC ported to Virtex



#### **Hardware Thread**



a hardware thread consists of two parts



- a hardware thread consists of two parts
  - an OS synchronization state machine
    - synchronizes thread with operating system calls
    - serializes access to OS objects via the OS interface
    - can be blocked by the OS interface



- a hardware thread consists of two parts
  - an OS synchronization state machine
    - synchronizes thread with operating system calls
    - serializes access to OS objects via the OS interface
    - can be blocked by the OS interface
  - parallel "user processes"
    - communicate with OS synchronization state machine
    - can directly access local memory blocks
    - are not necessarily blocked



#### **ReconOS API for Hardware Threads**



#### E.Lübbers & M.Platzner, University of Paderborn



- processes requests from hardware thread
  - handles blocking and resuming of hardware thread



- processes requests from hardware thread
  - handles blocking and resuming of hardware thread
- relays OS object interactions to CPU
  - DCR interface with bus-addressable registers
  - dedicated interrupt



- processes requests from hardware thread
  - handles blocking and resuming of hardware thread
- relays OS object interactions to CPU
  - DCR interface with bus-addressable registers
  - dedicated interrupt
- executes memory accesses
  - PLB master interface
  - direct access to entire system's address space (memory and peripherals)



- processes requests from hardware thread
  - handles blocking and resuming of hardware thread
- relays OS object interactions to CPU
  - DCR interface with bus-addressable registers
  - dedicated interrupt
- executes memory accesses
  - PLB master interface
  - direct access to entire system's address space (memory and peripherals)
- dedicated FIFO channels
  - provide high-throughput hardware support for message passing



#### **Delegate Threads**


# **Delegate Threads**

#### basic mechanism

- a delegate thread in software is associated with every hardware thread
- the delegate thread calls the OS kernel on behalf of the hardware thread
- all kernel responses are relayed back to the hardware thread



# **Delegate Threads**

#### basic mechanism

- a delegate thread in software is associated with every hardware thread
- the delegate thread calls the OS kernel on behalf of the hardware thread
- all kernel responses are relayed back to the hardware thread

#### advantages

- no modification of the kernel required
- extremely flexible
- transparent to kernel and other threads



# **Delegate Threads**

#### basic mechanism

- a delegate thread in software is associated with every hardware thread
- the delegate thread calls the OS kernel on behalf of the hardware thread
- all kernel responses are relayed back to the hardware thread

#### advantages

- no modification of the kernel required
- extremely flexible
- transparent to kernel and other threads

#### drawbacks

 increased overhead due to interrupt processing and context switch







direct HW thread-to-thread communication can be inefficient



- direct HW thread-to-thread communication can be inefficient
  - shared memory: external memory access + bus arbitration



- direct HW thread-to-thread communication can be inefficient
  - shared memory: external memory access + bus arbitration



- direct HW thread-to-thread communication can be inefficient
  - shared memory: external memory access + bus arbitration



- direct HW thread-to-thread communication can be inefficient
  - shared memory: external memory access + bus arbitration
  - message passing: OS overhead (interrupt processing in CPU)



- direct HW thread-to-thread communication can be inefficient
  - shared memory: external memory access + bus arbitration
  - message passing: OS overhead (interrupt processing in CPU)



- direct HW thread-to-thread communication can be inefficient
  - shared memory: external memory access + bus arbitration
  - message passing: OS overhead (interrupt processing in CPU)
- direct connection of HW threads via buffered point-to-point links
- transparently supported by existing message queue API
- message routing dependent on current thread location (planned)



- direct HW thread-to-thread communication can be inefficient
  - shared memory: external memory access + bus arbitration
  - message passing: OS overhead (interrupt processing in CPU)
- direct connection of HW threads via buffered point-to-point links
- transparently supported by existing message queue API
- message routing dependent on current thread location (planned)



- direct HW thread-to-thread communication can be inefficient
  - shared memory: external memory access + bus arbitration
  - message passing: OS overhead (interrupt processing in CPU)
- direct connection of HW threads via buffered point-to-point links
- transparently supported by existing message queue API
- message routing dependent on current thread location (planned)

# Outline

#### motivation

- high-level communication and synchronization
- Iow-level communication and synchronization
- performance & overheads
- conclusion & outlook

## **Synchronization Overheads**



# **Synchronization Overheads**

- synthetic hardware and software threads
  - semaphore and mutex processing time (post → wait / unlock → lock)



# **Synchronization Overheads**

- synthetic hardware and software threads
  - semaphore and mutex processing time (post → wait / unlock → lock)
- OS calls involving hardware exhibit higher latencies
- Iimited impact on system performance
  - logic resources mainly used for heavy dataparallel processing
  - less synchronization-intensive control dominated code



	with data cache		without dat	a cache		
Configuration	semaphore	mutex	semaphore	mutex		
$SW \rightarrow SW$	3.39	4.53	29.05	43.99		
$\mathrm{SW} \to \mathrm{HW}$	4.71	6.29	30.49	47.43		
$HW \to SW$	10.74	14.49	82.90	100.23		
$\mathrm{HW} \to \mathrm{HW}$	11.90	14.60	83.13	101.49		
All values are given in us						

All values are given in  $\mu$ s

		with data cache		without data cach	
	Operation	$\mu { m s}$	MB/s	$\mu { m s}$	MB/s
-	MEM $\rightarrow$ HW (burst read)	45.74	170.80	46.41	168.34
	HW→MEM (burst write)	40.54	192.71	40.55	192.66
	$MEM \rightarrow SW \rightarrow MEM (memcopy)$	132.51	58.96	625.00	12.50
hardware FIFOs ──►	$HW \rightarrow HW \text{ (mbox read)}$	61.42	127.20	61.42	127.20
	HW→HW (mbox write)	61.45	127.14	61.45	127.14
software <del>→</del> mailboxes>	$SW \rightarrow HW $ (mbox read)	58500	0.13	374000	0.02
	HW→SW (mbox write)	58510	0.13	374000	0.02
_	All anamations wars mun for Q 12Du	tag of data			



		with data cache		without data cache	
	Operation	$\mu { m s}$	MB/s	$\mu { m s}$	MB/s
	MEM $\rightarrow$ HW (burst read)	45.74	170.80	46.41	168.34
	HW→MEM (burst write)	40.54	192.71	40.55	192.66
	$MEM \rightarrow SW \rightarrow MEM (memcopy)$	132.51	58.96	625.00	12.50
hardware≯ FIFOs	$HW \rightarrow HW$ (mbox read)	61.42	127.20	61.42	127.20
	HW→HW (mbox write)	61.45	127.14	61.45	127.14
software <del>→</del> mailboxes>	$SW \rightarrow HW$ (mbox read)	58500	0.13	374000	0.02
	$HW \rightarrow SW$ (mbox write)	58510	0.13	374000	0.02
-	All operations were run for 8 kBy	tas of data			



		with data cache		without data cache	
	Operation	$\mu { m s}$	MB/s	$\mu$ s	MB/s
-	MEM $\rightarrow$ HW (burst read)	45.74	170.80	46.41	168.34
	HW→MEM (burst write)	40.54	192.71	40.55	192.66
	$MEM \rightarrow SW \rightarrow MEM (memcopy)$	132.51	58.96	625.00	12.50
hardware	HW→HW (mbox read)	61.42	127.20	61.42	127.20
	HW→HW (mbox write)	61.45	127.14	61.45	127.14
software mailboxes ───>	$SW \rightarrow HW$ (mbox read)	58500	0.13	374000	0.02
	HW→SW (mbox write)	58510	0.13	374000	0.02
	All operations were run for 8 kBy	tes of data			



		with data cache		without data cach	
	Operation	$\mu { m s}$	MB/s	$\mu$ s	MB/s
-	MEM $\rightarrow$ HW (burst read)	45.74	170.80	46.41	168.34
	HW→MEM (burst write)	40.54	192.71	40.55	192.66
	$MEM \rightarrow SW \rightarrow MEM (memcopy)$	132.51	58.96	625.00	12.50
hardware≯ FIFOs	HW→HW (mbox read)	61.42	127.20	61.42	127.20
	HW→HW (mbox write)	61.45	127.14	61.45	127.14
software mailboxes>	$SW \rightarrow HW $ (mbox read)	58500	0.13	374000	0.02
	$HW \rightarrow SW$ (mbox write)	58510	0.13	374000	0.02
-	All operations were run for 8 kBy	tas of data		-	



		with data cache		without da	ata cache
	Operation	$\mu { m s}$	MB/s	$\mu$ s	MB/s
-	MEM $\rightarrow$ HW (burst read)	45.74	170.80	46.41	168.34
	HW→MEM (burst write)	40.54	192.71	40.55	192.66
	$MEM \rightarrow SW \rightarrow MEM (memcopy)$	132.51	58.96	625.00	12.50
hardware	$HW \rightarrow HW \text{ (mbox read)}$	61.42	127.20	61.42	127.20
	HW→HW (mbox write)	61.45	127.14	61.45	127.14
software <del>→</del> mailboxes>	$SW \rightarrow HW$ (mbox read)	58500	0.13	374000	0.02
	HW→SW (mbox write)	58510	0.13	374000	0.02
-	All anamations wars mun for Q 12Du	tag of data			

All operations were run for 8 kBytes of data



ERSA '08

		with data cache		without data cache	
	Operation	$\mu { m s}$	MB/s	$\mu$ s	MB/s
_	MEM $\rightarrow$ HW (burst read)	45.74	170.80	46.41	168.34
	HW→MEM (burst write)	40.54	192.71	40.55	192.66
	$MEM \rightarrow SW \rightarrow MEM (memcopy)$	132.51	58.96	625.00	12.50
hardware≯ FIFOs	$HW \rightarrow HW \text{ (mbox read)}$	61.42	127.20	61.42	127.20
	HW→HW (mbox write)	61.45	127.14	61.45	127.14
software <del>&gt;</del> mailboxes ──→	$SW \rightarrow HW$ (mbox read)	58500	0.13	374000	0.02
	$HW \rightarrow SW$ (mbox write)	58510	0.13	374000	0.02
-	All operations were run for 8 kBy	tes of data			

- comparison between memory access and FIFO transfers
  - FIFOs are faster for HW thread to HW thread communications (+40%)
  - no additional load on memory system or CPU
  - improves thread-parallelism



#### **Conclusion & Outlook**

## **Conclusion & Outlook**

- common set of high-level communication and synchronization objects for hard- and software unifies programming model
- existing operating systems can be extended with mechanisms for low-level communication and synchronization between hardware threads and kernel
- acceptable performance in benchmarks and larger case studies

# **Conclusion & Outlook**

- common set of high-level communication and synchronization objects for hard- and software unifies programming model
- existing operating systems can be extended with mechanisms for low-level communication and synchronization between hardware threads and kernel
- acceptable performance in benchmarks and larger case studies

#### future work

- extension of hardware FIFOs to allow direct access from software threads
- fusion of shared memory and message-passing interfaces to hardware threads

# Thank you

www.reconos.de

ERSA '08

### **OS Overheads (Area)**



# **Supported OS Calls**

#### Semaphores (counting and binary) reconos\_semaphore\_post() reconos\_semaphore\_wait() **Mutexes** reconos\_mutex\_lock() reconos\_mutex\_trylock() reconos mutex unlock() reconos\_mutex\_release() **Condition Variables** reconos\_cond\_wait() reconos\_cond\_signal() reconos\_cond\_broadcast() Mailboxes reconos\_mbox\_get() reconos\_mbox\_tryget() reconos mbox put() reconos mbox tryput() Memory access reconos\_read() reconos write() reconos\_read\_burst() reconos\_write\_burst()

basic synchronization primitives

synchronize access to mutual exclusive operations (critical sections)

allow waiting until arbitrary conditions are satisfied

message passing primitives (blocking and not blocking)

CPU-independent access to the entire system address space (memory and peripherals) handled in software (via delegate thread)

handled in hardware (via system bus / pointto-point links)

#### **ReconOS Software API (POSIX)**

#### standard POSIX thread creation ReconOS hardware thread creation

mqd\_t my\_mbox; sem\_t my\_sem;

pthread\_t thread; pthread\_attr\_t thread\_attr;

```
• • •
```

pthread\_attr\_init(&thread\_attr);

#### };

rthread thread; pthread\_attr\_t thread\_swattr; rthread\_attr\_t thread\_hwattr; ...

#### rthread\_create(

&thread,
&thread\_swattr,
&thread\_hwattr,
( void \* ) data

// thread object
// software attributes
// hardware attributes
// entry data

E.Lübbers & M.Platzner, University of Paderborn





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles





- transfer of multiple parameters and return values with a single VHDL call
- distributes execution of an FSM state across multiple clock cycles

command

data

busy/block

step

data

HW

thread






- software threads are written in C
  using the eCos software API
- hardware threads are written in VHDL
  - u using the ReconOS VHDL API
- architecture generation
  - automatically inserts OS interfaces and hardware threads into Xilinx EDK platform templates
  - configures and builds static eCos library



- software threads are written in C
  using the eCos software API
- hardware threads are written in VHDL
  - u using the ReconOS VHDL API
- architecture generation
  - automatically inserts OS interfaces and hardware threads into Xilinx EDK platform templates
  - configures and builds static eCos library



- software threads are written in C
  using the eCos software API
- hardware threads are written in VHDL
  - u using the ReconOS VHDL API
- architecture generation
  - automatically inserts OS interfaces and hardware threads into Xilinx EDK platform templates
  - configures and builds static eCos library



#### eCos extensions

- u hardware thread object encapsulating delegate thread and OS interface "driver"
- profiling support to track the state of the hardware threads' OS synchronization state machines

## **Case Study - Image Processing Filter**

#### three threads

- capture image from Ethernet
- apply LaPlacian filter
- display image on VGA monitor
- threads communicate through shared memory
  - image resolution: 320x240 pixels, 8 bit greyscale
  - image data organized into blocks (e.g. 40 lines = 1 block)
  - a block is protected by two semaphores
    - "ready" semaphore: data can be safely written into this block
    - "new" semaphore: new data is available in this block





## **Case Study - Image Processing Filter**

#### three threads

- capture image from Ethernet
- apply LaPlacian filter
- display image on VGA monitor
- threads communicate through shared memory
  - image resolution: 320x240 pixels, 8 bit greyscale
  - image data organized into blocks (e.g. 40 lines = 1 block)
  - a block is protected by two semaphores
    - "ready" semaphore: data can be safely written into this block
    - "new" semaphore: new data is available in this block





#### **Case Study - Results**



